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ABSTRACT
In this paper we present a new hardware design pattern for
improving memory transfers to external dynamic memory
in Altera’s SOPC-builder tool by reusing the standard DMA
IP core for all bulk memory transfers without the need for a
CPU. The presented approach doubles the data throughput
without the need for extra system resources. In addition it
is more effective for choosing optimal clock settings for the
different components of the system on a programmable chip.
The beneﬁts and limitations of this new approach are illus-
trated with a real world example: a bitplane assembler for
scalable wavelet based video. The new design is 2.3 times
faster with the same clock settings as the original design and
uses about 100 logic elements less. Applying our new ap-
proach also has a positive impact on energy consumption.
1. INTRODUCTION
To be competitive in todays market, electronics products be-
came very complex, leading to the implementation of entire
Systems-on-a-Chip (SoC). Yet, overwhelming pressure ex-
ists for designers to reduce development time and costs. A
high level of design reuse among design groups is needed
to attain the high productivity rates in SoC design. To efﬁ-
ciently reuse IP, a solid integration platform is vital. An inte-
gration platform is a SoC design environment that includes
architectural speciﬁcations and pre-qualiﬁed IP blocks de-
signed to work together on that platform.
For reconﬁgurable platforms (FPGAs) multiple tools and
libraries exist that support designers in system design and
integration. Xilinx offers the Xilinx Platform Studio (XPS)
for creating custom embedded platforms [1]. XPS is an inte-
grated development environment which contains a wide va-
riety of embedded tools, IP, libraries and design generators
to assist the system designers. Altera offers SOPC-builder to
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automate system integration tasks. Gaisler Research devel-
oped GRLIB for system-on-chip development [2]. In con-
trast to XPS and SOPC, GRLIB provides a vendor-independent
infrastructure for reusable IP cores.
In this paper we explore the options of accessing exter-
nal dynamic memories in FPGA designs with the SOPC-
builder tool. We investigated the different options to opti-
mize system bandwidth for custom components. We present
a new hardware design pattern to reuse existing IP cores and
improve memory transfer efﬁciency. In Sections 2 and 3
we present SOPC-builder and the standard approach to de-
velop custom hardware components. In Section 4 we present
our new methodology and we quantify the improvements by
building and measuring a real design. We conclude this pa-
per with a possible third option (Section 6) and the conclu-
sions.
2. SOPC/AVALON
SOPC Builder [3] is a software tool that enables to rapidly
and easily build and evaluate embedded systems on Altera
devices. Essentially it is a system-generation tool that lets
you deﬁne, parameterize, link, and integrate IP cores (such
as soft processor, DSP, communication and memory con-
troller cores) in the company’s high-density-programmable-
logic devices. The tool automatically generates interconnect
logic (Avalon system interconnect fabric [4]) in response to
the components (or cores) speciﬁed by the designer. This
reduces the amount of time designers must spend on peri-
pheral integration and increases their ability to reuse periph-
erals in subsequent designs. The system interconnect fab-
ric uses minimal FPGA logic resources to support address
decoding, wait-state generation, peripheral address align-
ment, interrupt-priority assignment, data path multiplexing
and clock domain crossing. Figure 1 illustrates the intercon-
nect fabric of an example design.
In contrast to a traditional bus in a processor-based sys-
tem, which lets only one bus master access the bus at a time,
the Avalon system interconnect fabric uses a slave-side ar-
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Fig. 1. System interconnect fabric block diagram of an ex-
ample system designed with SOPC builder [5].
bitration scheme. Slave-side multi-master arbitration elim-
inates the bottleneck for access to a shared bus, because
the system does not have shared bus lines. Avalon master-
slave pairs are connected by dedicated paths. A master port
never waits to access a slave port, unless a different mas-
ter port attempts to access the same slave port at the same
time. As a result, multiple master ports can be active at the
same time, simultaneously transferring data with indepen-
dent slave ports. Figure 2 illustrates some more details of
multi-master systems. SOPC Builder generates an arbitrator
for every slave that is connected to more than one master
port. All details about arbitration are encapsulated inside
the system interconnect fabric. As a result a component in a
single-master design can be reused in multi-master systems
without modiﬁcations. Arbitration settings are conﬁgurable
per slave port.
For a complete speciﬁcation of the Avalon interconnec-
tion fabric and SOPC-Builder, we refer to [4] and [5].
3. CUSTOM SOPC COMPONENT DESIGN
A typical custom SOPC-component has just one interface
with the rest of the system: one Avalon slave port to con-
trol the component (Figure 3). This memory mapped (MM)
interface only responds to transfer requests. It can not initi-
ate transfers itself. The standard method to input and output
data is through memory mapped registers as illustrated in
Figure 3. This is OK for small or streaming data transfers
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Fig. 3. Typical SOPC component with one Avalon slave
port [5].
when a master (e.g. a NIOS CPU in Figure 1) is available to
initiate the transfers.
If the custom component wants to directly access exter-
nal memories it needs an Avalon master port. Implementing
a master port is very straightforward. The component needs
only a small ﬁnite state machine (FSM) to handle the Avalon
interface protocol. SOPC automatically generates the inter-
connection fabric that takes care of arbitration and clock do-
main crossings. It also handles the details of transferring
data with memories with differing data widths.
The major disadvantage of this approach is its resulting
memory bandwidth performance when accessing dynamic
memories. Memory operations to sequential addresses are
handled separately and thus miss the improved performance
of using burst transfers. Moreover adding a lot of masters
to the same slave (i.e. the external memory) makes the ar-
bitration logic very large and thus limits its maximum clock
frequency (see later).
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4. USING A DMA IP-CORE
We found that the bandwidth could be seriously improved
by making creative reuse of Altera’s direct memory access
(DMA) core [6]. This core was originally developed as an
embedded CPU (NIOS) peripheral to ofﬂoad memory trans-
fer tasks as illustrated in the example of Figure 1. The DMA
core can perform bulk data transfers, reading data from a
source address range and writing the data to a different ad-
dress range, while the CPU is free to perform other tasks in
parallel. The DMA controller transfers the data as efﬁciently
as possible, reading and writing data at the maximum pace
allowed by the source or destination.
We engineered a methodology to reuse this core to boost
the memory bandwidth of custom components at the cost
of some added design complexity without the need for a
CPU. The master port, connected to the external memory in
the standard approach, is replaced with a master port to the
DMA control slave port, and a slave port which exposes the
components local memory buffer. Furthermore a test-and-
set synchronisation SOPC-component is necessary to guar-
antee mutual exclusive access to the DMA core when using
multiple components that request external memory accesses.
This very simple extra component uses interrupts to notify
the components when the DMA core is available for new
requests.
The methodology is illustrated in Figure 4 for a system
that is controlled over a PCI-bus. In the original design (Fig-
ure 4 left) the system has two custom components that are
master of a DDR memory. The system also has a DMA core
that is used by an external CPU to fastly read and write to the
DDR memory. The custom components are controlled by
the external CPU, over the PCI-bus, which gives the compo-
nents tasks to process large data blocks in the DDRmemory.
To improve the memory bandwidth to the components
and alleviate the multi-master bottleneck the design can be
transformed to the design on the right of Figure 4. The DDR
now only has one master, the DMA. The master ports of the
components are replaced with slave ports through which the
DMA core can write to the component’s memory buffers.
Each of the components is extended with a master port to
request exclusive access to the DMA core and once the ac-
cess is granted, to request DMA transactions. The necessary
changes to the internals of the component are illustrated in
Figure 5.
To avoid wasting time with polling, the DMA core uses
interrupt requests to notify its masters that transfers are com-
pleted. Similarly the test-and-set component uses interrupt
requests to notify its masters that another component can
request exclusive access to the DMA core. For clarity the
interrupts are not displayed in Figure 4 and 5.
The most important advantage of this new approach is
that the DMA can now transfer data at the highest efﬁciency
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Fig. 5. The necessary changes to the component when using
the new approach. Only the memory communication FSM
and the component’s interface have to be rewritten
between the different memories in the system. The compo-
nent only needs a relatively simple FSM to request the DMA
transfers; The DMA core does all the hard work.
The second large advantage is that this methodology al-
lows to more efﬁciently divide clock domains. In the origi-
nal approach the master, who initiates the memory transfer,
operates at the clock frequency of the component. If this
frequency is different from the memory frequency, synchro-
nization logic is required, which slows down memory trans-
fers. In the new approach, the clock domain crossing can
be synchronized by the component’s data buffer. The hard-
ware of this buffer, a dual port memory, can do this without
extra logic. This way the memory transfers can be com-
pleted without speed reduction, independent of the compo-
nent’s clock.
Another pleasant advantage of this approach is that ob-
servability of the component increases because the data buffer
of the component is now externally visible (and editable).
This is very useful for debugging.
The fact that the DMA, instead of the DDR, now has
multiple masters is not critical since the DMA slave port
is only used for control instructions and not for data trans-
fer. Hence the data width of the DMA slave port is usually
smaller and the communication over this connection can be
handled at lower clock frequencies. The arbiter of the DMA
slave port in the new approach will be signiﬁcantly smaller
(and faster) than the arbiter for the DDR-slave in the original
method.
Because all memory transfers are now performed by the
Fig. 6. Quality scalability: the wavelet transformed frames
are displayed as height ﬁelds (height=absolute value of
wavelet coefﬁcient). Decoding more bitplanes results in a
more accurate wavelet-transformed frame. The distortions
of the images on the bottom row are slightly exaggerated for
visual clarity.
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Fig. 7. Illustration of the bitplane assembler.
DMA core, only the transfers that are supported by the DMA
core are possible. This implies a few restrictions, such as
alignment and minimum transfer size (i.e. coarser granular-
ity), to feasible memory transfers.
5. CASE STUDY: A BITPLANE ASSEMBLER FOR
SCALABLE VIDEO
To quantify the consequences of using the new methodology
we implemented a custom component, a bitplane assembler
(AS), with both approaches. This AS component is a part of
an FPGA implementation of a wavelet-based scalable video
codec [7]. To support quality scalability this codec encodes
wavelet frames bitplane by bitplane (from most signiﬁcant
to least signiﬁcant), yielding progressive accuracy of the
wavelet coefﬁcients as illustrated in Figure 6.
The task of the AS is to reconstruct (Figure 7) the wavelet
frames from the individual decoded bitplanes produced by
the wavelet entropy decoder (WED). This reconstruction is
not done by the WED itself because FPGAs do not have
enough on-chip memory to store all necessary intermediate
results and writing per bit to external memories is too expen-
sive. Splitting the wavelet decoding in two separate compo-
nents, a WED and a AS, substantially improves the memory
bandwidth.
We implemented the AS with both approaches. ASm
is an implementation that accesses the 128-bit wide DDR
memory with a master port. ASd accesses the DDR mem-
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which uses the DMA core for memory transfers (ASd). The
numbers on the arrows indicate the width of data transfers.
ory via the DMA core. The AS-calculation core is identical
in both designs. The only difference is in the DDR memory
access as was illustrated in Figure 5. The structure of ASd is
shown in more detail in Figure 8. The component has mul-
tiple parallel on-chip dual port memories to buffer a part of
each decoded bitplane. These buffers are ﬁlled in bulk data
transfers at optimal data rate, i.e. using DDR-bursts at native
data width and without clock domain transitions. Once data
of all bitplanes is available the Calculation FSM starts as-
sembling the wavelet coefﬁcients, one by one, by aggregat-
ing1 the separate bits. The result, an 18 bit ﬁxed point num-
ber, is written to an output buffer. Once the output buffer
is sufﬁciently ﬁlled to start a DMA transfer, the assembled
wavelet coefﬁcients are written back to the DDR memory,
while the calculation core continues to assemble coefﬁcients
in parallel. In the DDR memory, the 18 bit wavelet coefﬁ-
cients are stored in four bytes for alignment. The AS is a
nice example of a problem that is smoothly mapped to FP-
GAs. A sequential processor would be less effective in the
described bit manipulations.
The resource usage for synthesizing both designs with
Quartus 6.1 for a Stratix EP1S60C6 FPGA are shown in Ta-
ble 1. The requested clock frequency was 65 MHz. Al-
though the resource usage of the different cores in both de-
signs differ, the total number of logic elements (LEs) is nearly
the same. Noticeable is that the AS core and DDR core (to-
gether with their arbitration logic) are signiﬁcantly larger in
ASm than in ASd. In ASd, PCI and DMA are larger be-
1Actually the assembler has to do more than this. It must also correct
the sign, coded in a separate bitplane, of each wavelet coefﬁcient and also
add a the mean coefﬁcient value for LL-subbands.
Table 1. Resource usage (#LEs) of both approaches.
AS DDR PCI DMA T&S Others Total
ASm 1807 2011 4800 606 0 1543 10767
ASd 1394 1683 5045 731 38 1763 10654
Table 2. Time, energy and mean active power disipation of
both approaches.
Time (ms) Energy (J) Power (W)
ASm 1576 1.18 0.75
ASd 665 0.68 1.02
cause of their larger arbiters. Apart from 270 LEs (identical
in both designs) to control two PLLs, the ‘others’ column
mainly consists of the Avalon interconnection fabric. Be-
cause ASd has one extra port and makes use of bursting, the
interconnection fabric in the new design is about 200 LEs
larger than in ASm.
Both designs were conﬁgured in an actual FPGA, on a
Stratix PCI development board [8], and their performance
was measured. Both designs had to assemble 1000 subbands
of 144× 176 wavelet coefﬁcients of 9 bitplanes. The results
are summarized in Table 2. ASd executes the job 2.3 times
faster because of its more efﬁcient memory transfers.
We also measured the energy consumption of the FPGA
board for processing this job. ASd needs 1.7 times less en-
ergy than ASm. The mean active power was calculated as
P = E/t, where E is the energy and t the execution time.
To substantiate the impact of using multiple masters we
also implemented two designs where we instantiated three
AS components (ASm3 and ASd3). The Resource usage
is summarized in Table 3. The synthesis tool was not able
to place and route the multiple-master design, ASm3, at 65
MHz; it gave up at 63 MHz. A faster clock could proba-
bly be obtained by enabling SOPC’s automatic pipelining
feature, which inserts registers in the interconnection fabric.
But these pipeline registers of course increase the latency
and logic utilization. For ASd3, with only the DMA core as
master for the DDR, the synthesizer easily synthesized the
design at 65 MHz. This design could probably clock faster,
but this option was not further explored.
As for the resource usage, ASd3 is now slightly larger
than ASm3, about 350 LEs. If we compare Table 3 with
Table 1, we can see that for ASm3, more masters for the
DDR results in extra logic for the DDR arbiter. The PCI core
is also slightly larger because it has to control more slaves.
The DMA core and switch fabric did not really change. For
ASd3, the DMA core increased in size because of its multi-
master arbiter. The avalon interconnection fabric (others) is
also signiﬁcantly larger because of the extra ports and the
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Table 3. Resource usage (#LEs) of both approaches when
instantiating 3 components.
AS DDR PCI DMA T&S Others Total
ASm3 4955 2367 4915 598 0 1543 14378
ASd3 4242 1682 5231 1086 92 2391 14724
ASm3’s maximum clock frequency is only 63 MHz.
extra burst supporting infrastructure.
A disadvantage of using the DMA core for memory trans-
fers, is that the data has to be (128 bit) aligned and that only
complete words can be written. In the original approach it
is possible to use byte-masks to write only parts of a com-
plete 128 bit wide data word. For this reason ASd can not
assemble subbands that have to be written to a non-aligned
start address without ﬁrst reading the entire aligned word.
6. ALTERNATIVE
With the release of Quartus II 6.0 last summer,2 SOPC builder
also supports master burst transfers which were not sup-
ported in older versions. To test the performance of this third
option we did some initial experiments and developed a third
version of the component. This component is very similar
to the original version, one slave control port and one mas-
ter port to access external memory which has some extra
signals for burst support. Unfortunately using the same set-
tings as ASd, with a maximum burst size of 1k, resulted in an
extremely large design (54146 LEs) and the timing require-
ment of 65 MHz was not met. The maximum frequency
of the resulting design was only 42 MHz. Consequently a
further elaboration of the design parameters is necessary to
actually measure the performance of this option in real hard-
ware.
Nevertheless, although this approach would improve the
data throughput of master ports, it does not solve the mul-
tiple master arbitration penalty which was part of the crit-
ical path in our ASm3. This approach also does not give
the ease of running the component at a different clock rate
without the need and extra latency of synchronization logic.
Using multiple clock domains as in the new approach is pos-
sible, but it is much more error prone. We therefore strongly
believe we have found a much more beneﬁcial solution to
improve the memory bandwith.
2Because Quartus II 6.0 contained a bug when IRQs crossed clock do-
mains, we waited for version 6.1 (December 2006), to upgrade from Quar-
tus II 5.
7. CONCLUSION
In this paper we presented a new hardware design pattern to
improve the bandwidth from system on programmable chip
designs to external dynamic memories. The new method
makes an undocumented reuse of an existing DMA IP core
to handle all system memory transfers. We proved with a
real world, non-trivial, design that the new method results in
a 2.3 overall speedup without increasing system resource us-
age. The new approach also reduces the number of masters
connected to the memory controller and makes it possible
to more efﬁciently choose component clock domains, which
further optimizes the system performance.
This new method can be applied in all designs where ex-
ternal memory is needed. For example it could signiﬁcantly
improve the memory performance of the deinterlacer core of
Altera’s Video and Image processing Suite [9] where exter-
nal memory is needed for the weave deinterlacing method.
8. REFERENCES
[1] Xilinx, “Platform studio and the EDK.” [Online]. Available:
http://www.xilinx.com/ise/embedded design prod/
[2] J. Gaisler, S. Habinc, and E. Catovic, GRLIB IP Library
User’s Manual, Gaisler Research. [Online]. Available:
http://www.gaisler.com/
[3] S. Zammattio, “SOPC builder, a novel design methodology
for IP integration,” in International Symposium on System-on-
Chip, 2005, pp. 37–37.
[4] Avalon Memory-Mapped Interface Speciﬁcation, 3rd ed., Al-
tera Corporation, November 2006.
[5] Quartus II Version 6.1 Handbook, Volume 4: SOPC Builder,
Altera Corporation, November 2006.
[6] DMA controller core with avalon interface, Altera Corpora-
tion, November 2006.
[7] H. Eeckhaut, M. Christiaens, H. Devos, and D. Stroobandt,
“Implementing a hardware-friendly wavelet entropy codec for
scalable video,” in Proceedings of SPIE: Wavelet Applica-
tions in Industrial Processing III, vol. 6001. Boston, Mas-
sachusetts, USA: SPIE, October 2005, pp. 169–179.
[8] PCI Hight-Speed Development Kit, Stratix Pro Edition, 1st ed.,
Altera, October 2005.
[9] Video and Image Processing Suite, Altera Corporation, De-
cember 2006.
316
